Having just completed a cloud evaluation for SemiWiki I can tell you why eSilicon chose Google. Simply put, they are working harder to get cloud business. Google ($4B) is the number five cloud provider behind Microsoft ($21.2B), Amazon ($20.4B), IBM ($10.3B) and Oracle ($6.08B). There is a lot of money in the cloud and a lot more to come which is why cloud providers are designing their own chips and partnering with ASIC providers like eSilicon to get that competitive edge. Speaking of ASICs in the cloud:
eSilicon ASICs all in the Google Cloud
More Metrics News
Rocky Road To Designing Chips In The Cloud
EDA is moving to the cloud in fits and starts as tool vendors sort out complex financial models and tradeoffs while recognizing a potentially big …
Metrics Announces an EDA as a Service Partnership Program with Semiconductor Intellectual Property Vendors
The partnership will provide a comprehensive design verification ecosystem for accelerating regression testing using the Metrics Cloud Platform Ottawa, February 12, 2021 – Metrics Design …
CHIPS Alliance Builds Momentum and Community with Newest Members Imperas Software and Metrics
CHIPS Alliance, the leading consortium advancing common, open hardware for interfaces, processors and systems, today announced Imperas and Metrics are joining the organization and the …
Codasip and Metrics Design Automation Announce the Integration of the Metrics Cloud Simulation Platform
Codasip, the leading supplier of customizable RISC-V embedded processor IP, and Metrics Design Automation, providers of the only True Cloud EDA solution, today jointly announced …
eSilicon ASICs all in the Google Cloud
Having just completed a cloud evaluation for SemiWiki I can tell you why eSilicon chose Google. Simply put, they are working harder to get cloud …
Imperas and Metrics Collaborate to Jump Start RISC-V Core Design Verification Using Open Source Instruction Stream Generator
Imperas leading commercial simulation technology combined with Metrics’ cloud-based verification platform is forming the basis for a new hardware design verification framework for RISC-V Cores …
